while vs do while SystemVerilog - Verification Guide

while vs do while SystemVerilog - Verification Guide